A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic

Supporters

Support the authors with ResearchCoin

Tip RSC

Journal

IEEE Journal of Solid-State Circuits

Topics

Computer Science

Engineering

Economics

Electrical And Electronic Engineering

Biomedical Engineering

Show all topics

DOI

10.1109/4.52161